» I Gate :: Placement Papers of Companies

I Gate

Filed under:

iGate

I Gate Placement Question Paper

Aptitude round: 50 ques in 12 min.

i. last month of year

ii. opp. of Capture

iii. if 1$ is saving in 1 month what was average saving per day.

iv. easy english idoms and their meaining and usage

You can easily attempt 40 around ques. in 12min.

Technical Test: 20 ques in 12 min easy ques on O.S. like * what O.S. is unix

i. what are Fifo and Lru

ii. postsfix expression, when is sizeof operator calculated

iii. ques on pointer and usage

iv. ques on L.D. flip-flops, what are dead devices

v. full form of CMOS and TTL

Group Discussion

Batches of 10 each, toppics like working women, cricket ice breajer b/w indai Vs Pakistan, Is mother tounge neccasssary like that they took 6-7 out of 10

Interview of about 15-20 min with more emphasis on H.R. soimething like stress interview be firm with your ans.do not deviate he will try to confuse stisk to it even if wrong. Will judge you on confidence and attitude . Easy tech ques like Storage class in C, Dry-run , types of testing, diff. b/w C++ and Java, some ques. on Cobol,very easy small algoi like sawpping two variables (wiht ptr. or without temp. variable), calculate factorial

Related Plament Papers and Companies

I Gate

I Gate Placement Question Paper 1. Full form of TTL and CMOS 2. Which is a good conductor (Extrinsic or Intrinsic) 3. What are the different types of capacitors (Electrolytic, dielectric...etc) 4. Select a passive component from the following (four choices were there) 5. Minimum no. of lines required for communication using RS232 (Ans: i think its 2) 6. To convert 1's complement to 2's complement and vice versa 7. 7. During which time we use 'size of' command. (ans: runtime) 8.

Motorola

Motorola Placement Question Paper Hardware questions 1. Draw the state transition diagram for sequence detector for the sequence 011. if the first bit detected is zero then SCRH should be asserted when the second bit is 1 the SCRH should remain asserted when the third bit is 1 the FOUND should be asserted and the SCRH should be disasserted. No bits should be left. 2. ts=0.5 and Th=0.7 (for the this is the setup time reqd and hold time reqd) buffer has the delay of 1nsec what is the setup time _________ns what is the hold time ___________ns Image no.1,2 3. for Each gate delay time

Motorola Placement Question Papers

Motorola Placement Question Papers Hardware questions 1. Draw the state transition diagram for sequence detector for the sequence 011. if the first bit detected is zero then SCRH should be asserted when the second bit is 1 the SCRH should remain asserted when the third bit is 1 the FOUND should be asserted and the SCRH should be disasserted. No bits should be left. 2. ts=0.5 and Th=0.7 (for the this is the setup time reqd and hold time reqd) buffer has the delay of 1nsec what is the setup time _________ns what is the hold time ___________ns Image no.1 3. for Each gate delay

Tata Elxsi

Tata Elxsi Placement Question Paper TECH QUESTIONS (Electronics & TC) 1. CMRR is given= Differential gain is given= Inputs: +ve end=2v,-ve end=1v of the OP-AMP Find the output voltage? 2. CRO is in X-Y mode.Sinusoidal inputs have 90degrees phase difference between them.

Cisco Placement Question Papers

Cisco Placement Question Papers SECTION 1 -- BASIC DIGITAL SECTION 1. In order to find out stack fault of a three input nand gate how many necessary input vectors are needed ? 2. What is parity generation ? 3. A nand gate becomes ___ gate when used with negative logic ? 4. What is the advantage of cmos over nmos ? 5. What is the advantage of synchronous circuits over asynchronous circuits ? 6. What is the function of ALE in 8085 ? 7. A voice signal sample is stored as one byte. Frequency range is 16 Hz to 20 Hz. What is the memory